An Implementation of a Code Generator Specification Language for Table Driven Code Generators

Peter L. Bird Department of Computer and Communication Sciences and Computing Center University of Michigan Ann Arbor, Michigan 48109

## Abstract

This paper discusses an implementation of Glanville's code generator generator for producing a code generator for a production Pascal compiler on an Amdahl 470.

We successfully replaced the hand written code generator of an existing compiler with one which was produced automatically from a formal specification. This paper first outlines Glanville's original scheme, then describes extensions which were necessary for generating code for a production compiler.

## 1. Background

Attempts to systematize the process of code emission have been ongoing since the appearance of compilers in the 1950s. There are several survey papers [4,5] devoted to this history. Lately, the techniques of formalizing code generation have concentrated on table driven methods. One research direction has used heuristic strategies for determining appropriate code (see [6] for a recent sequences contribution). A second direction uses a grammar to describe the capabilities of the intermediate form (IF) of the compiler coupled with a Syntax Directed Translation Scheme (SDTS) [7]. In this approach, the code generator parses the IF of a program machine and emits the instructions specified by the SDTS templates.

The SDTS approach has the great advantage over heuristic methods in that the operation of the parser can be proven to be

1 This work was supported by the University of Michigan Computing Center.

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission. correct. If the specification of the code generator is correct, then the code generator cannot emit incorrect instruction sequences. Instead it will stop and signal an error. In addition, well understood algorithms exist for constructing the code generator's tables. We are only interested in the second scheme in this paper.

The work of Glanville [1,2] forms the basis for our research. In his method, the specification of a code generator is expressed as a <u>simple SDTS</u>. The form of the IF is described by a context-free grammar. Associated with each production of the grammar is a sequence of templates which specify the translation from intermediate code to target code. Consider the following translation fragment for an artificial machine:

r.2 ::= word d.1
{ LOAD R.2,D.1 }
r.1 ::= iadd r.1 r.2
{ ADD R.1,R.2 }
lambda ::= store word d.1 r.2
{ STORE R.2,D.1 }

where word, iadd and store are operators in the IF. Given the assignment statement

A := A + B ;

the IF representation might look like

store (word d.a, iadd (word d.a, word d.b))

where "d.a" is the location of the variable "A". The code emitted will be:

- Load R1,D.A Load R2,D.B
- Add R1, R2
- Store R1, D.A

The translation templates (enclosed in curly braces above) constitute the sequences of target machine instructions corresponding to the operation found in the production. The intermediate form emitted by the front end of a compiler (the lexical analyzer, parser, tree builder and static semantic checker) is manipulated by a shaping routine which resolve variable addresses by assigning base registers and

After shaping, the IF displacements. serves as input to the code generator. The code generator performs a bottom-up parse of the IF, and after a reduction, emits the appropriate machine instructions.

## 2. Overview of CoGG

CoGG accepts a specification for a code generator, and produces a code generator consisting of

- 1. A skeletal parser.
- 2. Tables for driving the parser.
- 3. Special utility routines for purposes of
  - i. register allocation and ii. symbol table management.

The specification for the code generator consists of a declaration section and a production section. The declaration section is divided into five subsections, each corresponding to a different type of symbol. This allows CoGG to build a symbol table which contains the type of each identifier used, enabling the table constructor to type check the use of each identifier2. The five subsections declare the following entities:

- 1. Nonterminals These correspond to the types of registers managed by the register allocation routine. They are either base registers (for address computations), or the registers that can hold the intermediate results of computations.
- 2. Terminals These are identifiers whose values are set by shaping routine. They the are displacements, lengths, counts, etc.
- 3. Operators These are only found in productions. They include arithmetic and logical operators, data transfer operators, and indicators of different machine level data types (such as byte, halfword, fullword, etc.).
- 4. Opcodes The mnemonics for the instructions of the target machine.
- Constants They include both numeric constants as well as semantic operators (described in 5. Constants section 4.).

The production section specifies the SDTS. It allows the use of template sequences (rather that single instructions) for each production. Currently up to eight machine instructions may be emitted during single reduction. In the generated tables, the templates contain indices into the translation stack or the list of

allocated registers to speed up the process of code emission.

Many of the problems of a real architecture (such as machine idioms, jump instructions, etc.) were not addressed by Glanville, as his method is merely capable of specifying straightforward string to string translations. We found it necessary to add operators enabling templates to invoke semantic operations at code generation time. These operators were needed in order to generate correct code. The operations fall into the following categories:

- 1. Management of symbol tab internal to the code generator. tables
- 2. Manipulations to account for machine idioms.
- 3. Context sensitive manipulations of the parse/translation stack.

Before discussing these extensions, we will briefly sketch the layout of a code generator produced by CoGG.

## 3. Code Generator Structure

The code generator consists of three portions:

- 1. A standard LR parser.
- 2. A code emission routine which is called to perform reductions and build the actual machine instructions.

3. A Loader Record Generator which resolves all label references and branch instructions, and emits standard system loader records. The structure of the code emission

routine is as follows:

{ Assume that a reduction has occurred. } begin remove current production from the parse stack. allocate all requested registers. for all associated templates do begin fill in required values { registers, displacements, etc. } if template requires semantic intervention then case intervention code of . . . . end else append instruction to code buffer end prefix LHS to input stream. end

While parsing the IF, label locations and branch instructions are kept in а dictionary. This is necessary for reasons discussed in subsection 4.2. After all of the IF representation of a program has been processed, the loader record generator resolves the absolute addresses in a two pass traversal of the dictionary. When all label locations and branch targets have been resolved, the routine constructs the TEXT records which make up the object module.

<sup>2</sup> Such type checking is of utmost importance when processing the description of a realistic code generator. Our code generator for the Pascal language is specified with nearly 250 productions and 600 templates.

## 4. Semantic Operators

The major shortcomings of Glanville's method are in the areas of machine idioms, addressing, register allocation, common subexpression handling and the typing of operands. Because a pure string to string translation is inadequate for describing the behavior of a realistic code generator, we have substantially enlarged the specification language by adding semantic operators which can deal with all of the above problems.

## 4.1 Register Allocation

¥

CoGG provides the operators USING, NEED and MODIFIES to allow the user to communicate with the code generator's register allocation routine. The first two tie the register allocation routine to the translation scheme. The last is used for keeping track of common subexpressions.

The interpretation by the code generator of either the USING or the NEED directive results in a call to the register allocation routine. The operands of the directive indicate that a register of a particular type is needed to perform the computation. The NEED directive requests a specific register from some type class; USING is more general and requests any register of the class. The use of a specific register is necessary for utilizing certain machine instructions, or for system specific purposes such as subroutine calls.

The operator MODIFIES is used by the common subexpression handler. It informs the register allocation routine that the contents of a register has been changed. For an example, consider the following templates:

```
r.2 ::= fullword dsp.1 r.1
{ USING R.2
L R.2,DSP.1(R.1) }
```

r.l ::= iadd r.l fullword dsp.2 r.2
{
MODIFIES R.1
A
R.1,DSP.2(R.2)
}

and the IF program segment:

```
iadd (fullword dsp.a base,
     fullword dsp.b base)
```

where <u>base</u> is the base register for the local data area.

For these calculations, some register is needed for temporarily holding the result of the computation. The value returned from the USING directive is inserted into the Load template, and then used as the LHS of the production. The resulting system 370 code sequence is:

L	R1,	D.B(	BASE)
A	R1,	D.A(	BASE)

The IADD template uses the MODIFIES

directive to invalidate any common subexpression held in R.1.

If a specific register is requested, and that register is in use, then the current contents of that register is transferred to another register of the same type, and the translation stack is updated to reflect the change in the location of the result of that computation.

As was shown in the description of the code emission routine above, the call to the register allocator is made prior to acting upon any of the templates associated with the production; all registers required by the template sequence are allocated at one time. When a register is allocated, its use count is decremented. If a register is used as the LHS of the production, its use count is incremented when the LHS is pushed back on the parse stack3.

We use a "least recently used" register allocation strategy in an attempt to reduce operand contention in the pipeline of the machine (see [8] for a discussion including algorithms for minimizing instruction contention). Each register has a usage index associated with it. Every time a reduction occurs, a global index value is incremented. When a register is allocated for use in templates, or when it is modified, the current global index value is recorded in the register record. Thus, the register with the lowest usage index was changed at a time previous to all other registers and in terms of pipeline contention, it is "least recently used". When the register allocator is called, the free registers with the lowest index values are allocated first.

## 4.2 Addressing

Without knowledge of how (and where) instructions are emitted, it is impossible for any routine which only operates on the IF to specify the target location of any branch instruction. For some architectures, even if a code generator emits assembly code and an assembler is used to generate object modules, the problem of addressability of the target location remains. This is true for two reasons:

- Routines operating only on the IF have minimal knowledge of the number of instructions it takes to implement a language construct. In our case, since the templates associated with a production may change (because the code generator is retargetable) it is inappropriate to hardwire this information into the shaper.
- 2. The problem of long and short instruction sizes [9,10] (and hence the absolute size of the

3 Actually every LHS is prefixed to the input stream.

object module) cannot be resolved until after all labels have been located in the generated code. Even if all instructions are generated using the long format4, the exact target location for a forward branch is unknown until after the label is encountered in the code generation process. We have solved this problem by installing

the code emiss In operator:

lambda ::= label def lbl.l
{ LABEL LOCATION LBL.1

The interpretation of the LABEL LOCATION directive causes the code generator to record a <u>relative</u> label in the dictionary at the location of the current program counter.

}

A branch instruction may take the following form:

lambda ::= branch\_op lbl.1 cond.1 cc.1
{ USING R.3
BRANCH COND.1,LBL.1,R.3 }

As was discussed above, the binding of jump instructions to the target is resolved after all code for a module has been generated. If the target for a jump instruction resides on another page,5 then an additional load instruction (loading a page multiple value into a register) is required to establish addressability of the target location. When interpreted, the template BRANCH will allocate two instructions in the code buffer (for the case of the long instruction) and will enter into the dictionary a branch existing at the current program counter targeting this label. The allocated register (R.3 in the above templates) is to be used in the event that a long instruction is needed; this will serve as the index register.

There are many instances when it is not desirable to have all the details of a template declared in the production; unnecessary details complicate both the construction of a shaper and the form of the productions for the code generator. Consider the templates used for storing a the result of a comparison into a boolean variable:

4 In the case of certain older architectures, the long jump instruction actually consists of two machine instructions, the first of which is used to establish a base register for the second instruction.

5 On an Amdahl (or an IBM 370), all memory references are performed using base registers. The maximum range of addressability with one base register is 4096 bytes. On our machine, 1 page equals 4096 bytes. lambda ::= assign boolean dsp.l r.l cc.l
{ USING R.3
 MVI DSP.l(R.l),FALSE

ł

SKIP FALSE COND, R.3

MVI DSP.1(R.1), TRUE

It is undesirable to force the shaper to allocate all of the labels needed to perform the above SKIP operations. Instead, the code generator enters the branch instruction and target into its dictionary, to be resolved with the others declared in the IF representation.

4.3 <u>Machine Idioms and</u> <u>Translation Stack Manipulations</u>

As with Branch instructions above, we found it easier to handle machine idioms by semantic actions. One very important idiom concerns double register usage. The IBM 360 architecture uses an even/odd register pair when performing integer multiplication, division, or modulo arithmetic.

There are instructions which treat even/odd pairs as a single 64 bit operand, such as SLDA (shift left double arithmetic) and SRDA (shift right double arithmetic). For example, "SRDA E.1,32" will transform the 32 bit signed value in the even register into a 64 bit signed value in the even/odd pair. This is a necessary prelude to performing a division or modulo operation.

The following simple translation scheme (from [2])

d.l ::= e.l { SLDA E.1,32 }

ignores what is happening with the odd register of the even/odd pair (aside from actually destroying the contents of E.1). This will greatly complicate the role of register allocation, possibly forcing a considerable amount of unwanted movement of register contents.

Consequently, we have included several operations in our templates which are intercepted by the code emission routine, and either cause a modified instruction to be emitted, or the translation stack to be manipulated. For an example, consider the following:

r.2 ::= imult r.2 fullword dsp.l r.l
{
 USING DBL.1
 LOAD\_ODD DBL.1,DSP.1(R.1)
 MR DBL.1,R.2
 PUSH\_ODD DBL.1
 IGNORE\_LHS }
}

The special LOAD operator will load the fullword value into the odd half of the double register pair. PUSH will then "push" the odd register on the top of the parse stack (it does so after performing a type conversion of the odd register into type "R.n"). IGNORE LHS prevents the parser from pushing the LHS of the production since this has already been done.

Although this approach requires a fair amount of intervention, it seems necessary that certain contextual information be used to insure that the proper result is placed on the stack. Otherwise the scheme

r.l ::= d.l { }

may fail to retrieve the proper register. Since the results of IMULT/IDIV or IMOD operation leaves the result in a different register of the even/odd pair, the context of the operation defines the location of the result register. It is possible that the code emission routine (and the register allocation routine) could both recognize that the odd register in

0.1 ::= imult ....

is associated with a double register through

d.1 ::= <e.1,0.1>

but this amounts to hardwiring the result register into both the code emitter and the table constructor.

It is necessary to have the LHS of the multiplication production included in the grammar even though it is never pushed. A result is pushed when the reduction occurs (with the PUSH\_ODD operator), but the LHS declared with the production is used so the table constructor recognizes that the IMULT operation is accessible to integer arithmetic computations.

## 4.4 Common Subexpressions (CSE)

All CSEs are detected, and their use counts established, by an IF optimizer. Two sets of productions are associated with CSEs: definition of the CSE in the code generator's symbol table, and usage of the CSE.

Establishment of a CSE requires:

- A CSE number. Each CSE is assigned a unique identifier which is valid throughout the compilation.
- 2. A usage count.
- 3. A temporary storage location This is allocated by the shaper routine, and is used only in the event that the register value is modified.
- 4. A register holding the result of the computation.

The following templates are used for the declaration of a CSE:

r.2 ::= make common cse.l cnt.l
 fullword dsp.l r.l r.2
{ COMMON CSE.l,CNT.l,R.2,DSP.l,R.l }

Using the CSE for a computation only requires the symbolic name of the CSE as demonstrated by the following template:

r.l ::= use common	cse.l
{ USING R.I	
FIND COMMON	CSE.1,R.1
IGNORE LHS	}

At code generation time, the effect of the FIND\_COMMON operation is as follows: if the CSE still resides in a register, then that register value is prefixed to the input stream. If the CSE resides only in memory, however, then the address of the CSE is prefixed to the input stream. In either case, the actual current location of the CSE is needed only at the time this reduction is performed, and its management is left to semantic routines in the code generator.

## 4.5 Typing of Operands

Included in the operators of the IF are unary operators which give the implementer both access to and checking of different data types of the architecture. As an example, consider:

```
r.2 ::= fullword dsp.l r.l
{
    USING R.2
    L     R.2,DSP.1(R.1)
    }
}
```

which forces a fullword integer be loaded, while

r.2 ::= halfword dsp.l r.l
{ USING R.2
LH R.2,DSP.1(R.1) }

loads a halfword.

Without an operator to indicate а variable's storage format, the code generator is constrained in its ability to generate code suitable to the machine's The code generator could architecture. ignore all but one of the machine's data types, but this would be fairly inefficient storage utilization. Alternatively, it could examine the symbol table of the front end of the compiler each time an operand was referenced. This would require a significant amount of semantic intervention as well as decreasing the modularity of the components of the compiler.

## 5. Comparisons

Table 1 contains information about the number of declarations used to define the tables for the code generator.

Entry (i) is a count of all identifiers used in constructing the tables. (ii) on the other hand is a count of only those symbols which can be encountered in the IF during a parse. (v) is a count of those entries which do NOT contain an error entry. (viii) is a count of the number of operators which can be encountered in the IF. These include IADD, FULLWORD, etc. (ix) is the number of operators designed to produce semantic intervention.

Table 2 contains information about the size of the object modules for the tables

i.	Number of symbols declared	247
ii.	X dimension of parse table	87
iii.	States in parsing automaton	810
iv.	Parse table entries	70470
v.	Significant Entries	30366
vi.	Productions	248
vii.	SDT templates	578
iii.	Production operators	68
ix.	Semantic operators	28

# Table 1.

and the code generator, and compares this to an existing production compiler with a handwritten code generator. Entry (v) is a

i.	Template Array	8.5
ii.	Compressed Parse Table	32.7
iii.	Uncompressed Parse Table	71.5
iv.	Code generation routines	7.5
v.	PascalVS Translation routines	41.9
vi.	Full PascalVS Code generator	53.8
	-	

#### Table 2. (Sizes are in pages)

measurement without support routines from the PascalVS runtime library. (vi) is a measurement using these routines.

The SDTS represented by these tables supports bitset operations with inline code generation, as well as quadruple precision (128 bit) floating point arithmetic.

Many productions have been included to take advantage of the index registers used for addressing in most instructions, as well as the various data types in this architecture. There are no less than thirteen productions associated with addition (IADD), where integer one production (add register to register) would be sufficient to generate accurate code. All of the integer operations (ISUB, IMULT, etc) have the same level of redundancy. As we see from table 2, however, the size is not significantly larger than for the translation phase of a currently used IBM program product. Additionally, the "compressed" tables are by no means minimally compressed.

## 6. Conclusion

The use of formal specifications of code generators for their implementation is clearly superior to the traditional approach of hand crafting them. This is especially true in the attempts to retarget a compiler to a new machine, where a hand crafted code generator would require extensive rewriting. In an SDTS approach, retargetting the code generator merely requires a rewriting of the templates associated with productions and minor modifications of the routines which actually emit the machine instructions.

The approach specified in [1,2] works in a production environment only through the introduction of substantial extensions. Code generation is a translation process which needs more information than is available to the parser on its stack. We saw this problem above with label handling and common subexpressions. The more sophisticated the utilization of machine idioms, the greater the contextual intervention required by the code generator.

The input to the code generator is actually a linearized tree structure. The process of parsing the IF by the code generator is in fact the detection and transformation of subtrees which correspond valid computations [3]. Each production in the grammar corresponds to a valid subtree which might be encountered in a computation described in the last section are due to our attempt to recognize a very large number of possible tree shapes. With a larger number of recognizable patterns, the code generator can produce better code. As was stated above, a single IADD production would be enough to produce executable code, but the large number of productions allows the code generator to produce code which is as good as that produce by IBM's PascalVS [12]. See appendix one for a comparison emitted code.

This scheme should prove successful on microcomputers with limited memory. By reducing the number of productions in the grammar, the size of the parse tables is also reduced. A language implementer can therefore control the size of the compiler by changing the complexity of the grammar. This size change can be accomplished without losing the guarantee of generating correct code.

The code generator we replaced **[11]** produced code for a PDP-10. It encompassed 17 separate compilation units and was 5000 lines long (not including several files of type declarations). CoGG is less than 3000 lines. The code generator it produces is less than 2500 lines (not including parse tables) and is contained in 2 separate compilations. The process of adapting the original code generator to generate code for an an Amdahl is of considerable complexity when using traditional methods which require rewriting the code generator. In contrast, writing the specification for the code generator and using CoGG for its implementation was much less complicated and less error prone. It seems clear that establishing and maintaining a grammar is a much simpler task than writing and maintaining a code generator.

## Acknowledgements

Professor Uwe Pleban provided much needed advice and encouragement during all phases of this project, in addition to carefully reading an earlier draft of this paper. George Schimmel helped to wade through problems encountered during construction of the table generator. Paul Pickelmann collected information about the PascalVS compiler.

#### References

- [1] R.S. Glanville and S.L. Graham, <u>A</u> <u>New Method</u> for <u>Compiler</u> <u>Code</u> <u>Generation</u>, 5th ACM Symposium on Principles of Programming Languages (1978).
- [2] R.S. Glanville, <u>A Machine Independent</u> <u>Algorithm for Code Generation and its</u> <u>use in Retargetable Compilers</u>, PhD Thesis, University of California, Berkeley, 1977.
- [3] S.L. Graham, <u>Table Driven</u> <u>Code</u> <u>Generation</u> IEEE Computer (Aug. 1980) 25-34.
- [4] M. Ganapathi and C.N. Fisher, A review of Automatic Code Generation Techniques Computer Science Tech. Report #407, Computer Science Dept. University of Wisconsin - Madison (January 1981).
- [5] R.G. Cattell, <u>A Survey and Critique of Some Models of Code Generation</u> Department of Computer Science Report, Carnegie-Mellon University (November 1977).
- [6] R.G. Cattell, <u>Formalization</u> and <u>Automatic</u> <u>Derivation</u> of <u>Code</u> <u>Generators</u>, PhD Thesis, Carnegie-Mellon University, 1978.
- [7] W. Barrett and J. Couch, <u>Compiler</u> <u>Construction</u>: <u>Theory and Practice</u> SRA 1979.
- [8] J.L. Hennessy and T.R. Gross, <u>Code</u> <u>Generation and Reorganization in the</u> <u>Presence of Pipeline Constraints</u>, 9th <u>ACM Symposium on Principles of</u> Programming Languages (1982).
- [9] E. Robertson, <u>Code generation and storage allocation for machines with Span dependent Instructions ACM Trans.</u> Program. Lang. Syst. 1,1 (July 1979) 71-83.
- [10] B. Leverett and T. Szymanski, <u>Chaining</u> <u>Span-Dependent</u> <u>Jump</u> <u>Instructions</u> ACM Trans. Program. Lang. Syst. 2,3 (July 1980) 274-289.
- [11] R.N. Faiman, Jr. and A.A. Kortesoja, <u>An Optimizing Pascal</u> <u>Compiler IEEE Transactions on Software</u> Engineering Vol SE-6, No. 6, (November 1980).
- [12] Pascal/VS Release 2.1, Program Product #5796-PNQ, IBM Corporation.

Appendix 1.

\* Code examples.

\*

\* The base type of all arrays is integer. No subscript or range checking is performed.
\* The equation compiled is:

x[q]:=(a[i]+b[j]\*(c[k]-d[1])+(e[m] div (f[n]+g[o]))\*h[p]);

CoGG

## PascalVS

1	r1,132(r12)	Load Q	L	03,152(,13)	Load K
sla	r1,2	Multiply by 4.	SLA	03,2	
1	r2,100(r12)	Load I	L	04,156(,13)	Load L
sia	$r_{2,2}$	tood T	SLA T	04,2 05 576(03 13)	Load C(K)
ala	r3,104(112) r3 3	Foad 2	2	05, 576(03, 13)	C(K) = D(L)
1	$r_{1,108}(r_{12})$	Load K	T.	04.148(.13)	Load J
sla	r4.2		SLA	04.2	
1	r5,850(r4,r12)	Load C(K)	LR	07,05	
1	r6,112(r12)	Load L	М	06,376(04,13)	B(J) *
sla	r6,2		L	06,144(,13)	Load I
S	r5,1250(r6,r12)	C(K) - D(L)	SLA	06,2	
1	r7,450(r3,r12)	Load B(J)	A	07,176(06,13)	A(I)+
mr	r6,r5	B(J) *	L	06,164(,13)	Load N
a	r7,150(r2,r12)	A(I) +	SLA	06, 2	Land O
1	r8,116(r12)	Load M		03,108(,13)	Load U
1	$r_{0} = 20/r_{12}$	Load N	JLA T.	03,2 04 1176(06 13)	F(N)
ela	r9,20(112)	Load N	<u>ь</u>	04,1376(03,13)	F(N) + G(O)
1	$r_{2}.24(r_{1}2)$	Load O	L L	05,160(.13)	Load M
sla	r2	2000 0	SLA	05.2	
1	$r_{3},2450(r_{2},r_{1}2)$	Load G(O)	L	03,976(05,13)	E(M)
a	r3,2050(r9,r12)	F(N) + G(O)	SRDA	08,32	Propogate Sign
1	r4(r8,r12)	Load E(M)	DR	08,04	E(M) /
srda	r4,32	Propogate Sign	L	06,172(,13)	Load P
dr	r4,r3	E(M) /	SLA	06,2	
1	r6,28(r12)	Load P	M	08,1576(06,13)	H(P) *
sla	r6,2		AR	07,09	Final Addition
1	r3,2850(r6,r12)	Load H(P)	L	06,176(,13)	Load Q
mr	r2,r5	H(P) *	SLA	06,2	
ar	r7,r3	Final Addition	ST	07,1776(06,13)	Store X(Q)
St	r/,3250(r1,r12)	Store X(Q)			
* if	flag then i :=	i - 1			
*	else i :=	z ;			
* if p	<q :≠<="" l="" td="" then=""><td>Z ;</td><td></td><td></td><td></td></q>	Z ;			
•					
* where	: 1, ], K, p,	q are fullwords ,			
*	b is a boole	an (logical) variable, ord	,		
*	(Note	that PascalVS didn't	use a hal	fword for the stora	age format).
	(1000				,
tm	3300(r12),1	Test B	ТМ	3780(13),1	Test B
bc	8,Labell	Branch if false	BNO	@2L1	Branch if false
1	r1,104(r13)	Load J	L	03,148(,13)	Load J
betr	r1,r0	Decrement	BCTR	03,00	Decrement
st	r1,100(r13)	Store I	ST	03,144(,13)	Store I
bc	15,Label2	Branch	В	@2L2	Branch
Label:	1		@2L1 DS	ОН	
lh	r2,142(r13)	Load Z	MVC	144(4,13),168(13)	I := % ;
st	r2,100(r13)	Store I	0212 DS		Trand D
Label:	$\frac{2}{12}$			03, 1/2(, 13)	LOad P
1	$r_{3}, L_{3}6(r_{13})$	Load Q		U3,1/0(,13)	Compare with Q
C b -	$r_{3}, 140(r_{12})$	Compare with P		156(A 13) 160(13)	branch II /=
DC 1b	$4, \mu a Del 3$	BLANCH LE N		120(4)12)100(12)	ц ;→ Д
10	ra 110(r12)	Store I.	CU CU S	011	
s. Lahel•	2+	GCOLG H	1		
	<i></i>		•		

Appendix 2.

1			\$options * symbol dump listing only punch packed
			<ul> <li>The following is the SDTS for the Amdahl 470.</li> <li>The format of each line is: <ul> <li>i. The left aligned production</li> <li>ii. The Syntax Templates to be emitted when the</li> <li>production is used to reduce.</li> </ul> </li> <li>NOTICE: Templates MUST skip column one!</li> </ul>
			<ul> <li>Lines beginning with '*' are comments. Blank lines are</li> <li>ignored. All others are examined! Comments may be inserted</li> <li>after the instructions in the templates. Not all productions</li> <li>have been included.</li> </ul>
2579135579135791			<pre>\$Non-terminals     r = register</pre>
51 555 557 52			error = error num       Ine error value for an abort.         stmt = stmt Hum       Internal statement number.         elmnt = element       Constant element of variable.         value = v value       A constant to be loaded.         cse = c3e       Common Sub Expression number.
		addr iadd long abor bool set rmuT d x labe proc refe	, fullword, hlfword, byteword, typeword realword, dblrealword, quadrealword, isub, imult, idiv, imod, icompare, iabs, imax, imin, iodd, assign, assign, var assign, clear, decr, incr, pos constant, neg constant, op, statement, case check, uninit check, Fange check, Subscript check, Fan or, boolean and, Doolean not, boolean test, Test bit value, oft value, store bit value, Clear bit value, load bit value, - sub, t, Fdiv, rabs, rMeg, rcompare, halve, rmin, rmax, s x cnvrt, x s cnvrt, convrt, x d cnvrt, s d cnvrt, d s cnvrt, l shift, r ShIft, branch op, def, label index, case index, procedure call, procedure entry, Four exit, Mame param, use common
100		spm, sr, n sdr, ser, n, c le, c slda xc,t	<pre>\$0pcodes</pre>
115 118		labe stmt push	<pre>\$Constants * Semantic opcodes for the code generator. _location, label pntr, branch, branch indexed, skip, case load, abort, Fecord, list request, modifies, ignore lhs, IBM length, push odd, _even, load_odd_addr, load_odd_full, load_odd_haTf, load_odd_Feg,</pre>
134		full find	extended, store extended, clear_extended, -* Common sub Expressions. common, half_common, byte_common, real_common, dreal_common, find_common, real_common,
139 143		fals zero gte, arra save	<ul> <li>Plain ole' boring constants.</li> <li>const. true const. false cond, true cond,</li> <li>False cond = 8; True cond = 7;</li> <li>one, two, three, four, seven, Eight, fifteen, shift32, lt, lte, eq, ne, gt, unconditional, underflow, overflow, not initialized, array underflow,</li> <li>overflow, case low, case high, one loc, minus one loc, bitmasks,</li> <li>area,entry_code, code_base, stack_base, pr_base, scratch, old_base</li> </ul>
* * ; *	- Li   -	ne Nui - Proc	Numbering conventions. Ner Juction Number Template Number
159 161 162 163 164 165	1	1	<pre>\$Productions ************************************</pre>
173 174	4	4	<pre>lambda ::= assign hlfword r.3 dsp.1 r.1 r.2     sth r.2,dsp.1(r.3,r.1)</pre>
191 192 193	10	10 11	lambda ::= assign r.1 r.2 lng.1 IBM_length Ing.1 Need IBM length mvc <sup>-</sup> zero(lng.1,r.1),zero(r.2)

.

		/		
195 196 197 198 200 201 202	11	12 13 14 15 16 17	lambda ::= long assign r.1 r.2 lng.1 using dbl.1,dol.2 IBM length lng.1 load odd addr dbl.1,lng.1(zero,zero) load odd addr dbl.2,lng.1(zero,zero) lr dbl.7,r.1 lr dbl.2,r.2 mvcl dbl.1,dbl.2	Load counters.
204 205 206 207 208 209 210 211 212 213	12	18 19 20 21 22	<pre>lambda ::= var assign r.1 r.2 r.3 * r.1 is the address of the target * r.2 is the address of the source * r.3 is the computed size of the move using dbl.1,dbl.2 load odd reg dbl.1,r.3 load odd reg dbl.2,r.3 lr dbl.7,r.1 lr dbl.2,r.2 mvcl dbl.1,dbl.2</pre>	
216 217 218 238 239 240	17	29	<pre>************************************</pre>	
242 243 244	18	30	r.2 ::= fullword r.3 dsp.1 r.1 using r.2 l r.2,dsp.1(r.3,r.1)	
307 308 309 314 315 316	32	56 57	**************************************	
318 319 320	33	58 59	<pre>r.2 ::= iadd fullword dsp.1 r.1 r.2 modifies r.2 a r.2,dsp.1(zero,r.1)</pre>	
326 327 328	35	62 63	<pre>r.2 ::= iadd r.2 fullword dsp.1 r.1 modifies r.2 a r.2,dsp.1(zero,r.1)</pre>	Commutative template.
350 351 352 353 354	41	74 75 76	r.3 ::= iadd byteword dsp.1 r.1 r.2 using r.3 xr r.3,r.3 ic r.3,dsp.1(zero,r.1) ar r.3,r.2	
356 357 358 359 360	42	77 78 79	r.4 ::= iadd byteword r.3 dsp.1 r.1 r.2 using r.4 xr r.4,r.4 ic r.4,dsp.1(r.3,r.1) ar r.4,r.2	
488 490 491 492 493	63	144 145	**************************************	
495 496 497 498 500 501	64	146 147 148 149 150	<pre>r.2 ::= idiv r.2 fullword dsp.1 r.1     using dbl.1     lr    dbl.1,r.2     srda dbl.1,shift32     d     dbl.1,dsp.1(zero,r.1)     push_odd     dbl.1     Push odd register onto     ignore_lhs</pre>	stack.
511 512 513 514 515 516 517	66	156 157 158 159 160	<pre>r.2 ::= idiv fullword dsp.1 r.1 r.2 using dbl.1 l dbl.1,dsp.1(zero,r.1) srda dbl.1,shift32 dr dbl.1,r.2 push odd dbl.1 Push odd register onto ignore_lhs</pre>	stack.
585 586 587	<b></b>		**************************************	
588 589 590	74	202 203	r.1 ::= iabs r.1 modifies r.1 lpr r.1,r.1	
<b>592</b> <b>59</b> 3 595 595 596 597	75	204 205 206 207	<pre>r.1 ::= imax r.1 r.2 modifies r.1 using r.3 cr r.1.r.2 skip gte,two,r.3 lr r.1,r.2</pre>	

681 682 683 684 Label and Branching Templates lambda ::= label\_def lbl.1
label\_location lbl.1 89 685 252 Label definition found. lambda ::= label index lbl.1
label\_pntr lbT.1 687 688 90 253 Set up pointer to label. 690 691 692 lambda ::= branch op lbl.1 cond.1 cc.1 91 using r.3 branch cond.1,1b1.1,r.3 Branch instruction. 254 694 92 lambda ::= branch op 1bl.1 695 696 using r.3 branch unconditional,1b1.1,r.3 Jump instruction. 255 698 699 700 93 lambda ::= case index lbl.1 r.1 using sll r.3 r.1,two 256 r.1,1bl.1,r.3 A br unconditional,zero(r.1,code\_base) 701 702 257 258 case load A branch table load. bc 705 708 710 711 712 713 714 \* Procedure Calls, Entry and Exit. lambda ::= procedure\_call cnt.1 fullword dsp.1 r.1 need r.14,r.15 \_\_\_\_\_\_\_ list\_request cnt.1 1 \_\_\_r.15,dsp.1(zero,r.1) balr r.14,r.15 94 259 260 261 lambda ::= procedure\_entry
 need r.14,r.15
 stm r.14,stack base,save area(stack base)
 bal r.14,entry\_code(pr\_base) Build n 716 717 718 719 95 262 263 Build new stack frame. lambda ::= procedure\_exit using r.14 l stack base,old base(stack base) Get old stack frame lm r.14, Stack base, save\_area(stack\_base) Restore all registers. bcr unconditional,r.14 721 722 723 724 725 96 264 265 781 782 783 784 107 785 786 Integer Comparison Templates cc.1 ::= icompare r.1 r.2 using cc.1 cr r.1,r.2 284 788 108 789 790 cc.1 ::= icompare r.2 fullword dsp.1 r.1 using cc.1 c r.2,dsp.1(zero,r.1) 285 821 822 \* Checking templates 822 823 871 124 872 873 874 875 876 r.3 ::= range check r.3 fullword dsp.1 r.1 fullword dsp.2 r.2 need r.14 c r.3,dsp.1(zero,r.1) bal r.14,underflow(pr base) c r.3,dsp.2(zero,r.2) bal r.14,overflow(pr\_base) 315 316 317 318 878 125 879 880 881 882 r.3 ::= range check r.3 r.1 r.2 need r.14 cr r.3,r.1 bal r.14,underflow(pr\_base) cr r.3,r.2 bal r.14,overflow(pr\_base) 319 320 321 322 883 902 904 910 912 128 913 914 915 916 917 \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* Boolean Templates. r.1 ::= cond.1 cc.1
\* This puts the condition code into a register.
using r.1,r.3
la r.1,zero(zero,zero) Since this does
skip cond.1,two,r.3 R.3 used for log
la r.1,one(zero,zero) Since this doesn't affect Cond code R.3 used for long branch 331 332 333 919 129 920 921 922 923 lambda ::= assign byteword dsp.1 r.1 cc.1 using r.3 wi dsp.1(r.1),false const skip false cond,two,r.3 mvi dsp.1(r.1),true\_const 334 335 336 cc.1 ::= boolean and byteword dsp.1 r.1 byteword dsp.2 r.2 using cc.1,r.3 tm dsp.1(r.1),one skip false cond,two,r.3 tm dsp.2(r.2),one 932 131 933 934 935 936 341 342 343

938 939 940 941 942 943	132	344 345 346 347	cc.1 ::= using modifi tm skip n	boolean_and r.1 byteword ds cc.1,r.3 es r.1 dsp.2(r.2),one false_cond,two,r.3 r.1,one_loc(zero,pr_base)	p.2 r.2
996 998 1000 1003 1004 1005	142	372	******** * Set m ******** cc.1 ::= using tm d	<pre>************************************</pre>	*** #** .1 elmnt.1
1007 1008 1009	143	373	cc.1 ::= using tm z	test bit_value r.1 elmnt.1 cc.1 ero(r.1),elmnt.1	
1011 1012 1013 1014 1015 1016 1017 1018 1019	144	374 375 376 377 378 379 380	cc.1 ::= using modif lr srl n ic sll n	test bit value addr dsp.1 r cc.1,r.3 ies r.2 r.3,r.2 r.2,three r.3,seven(zero,pr base) r.2,dsp.1(r.2,r.17 r.3,two r.2,bitmasks(r.3,pr_base)	.1 r.2 DIV 8 (byte index in set). MUD 8 (bit index in byte). Load byte from set. * 4 (for fullword index) Test if bit set.
1021 1022 1023 1024 1025 1026 1027 1028 1029	145	381 382 383 384 385 386 387	cc.1 ::= using modif lr srl n ic sll n	test bit value r.1 r.2 cc.1.r.3 ies r.2 r.3.r.2 r.2.three r.3.seven(zero.pr base) r.2.zero(r.2.r.1) r.3.two r.2.bitmasks(r.3.pr_base)	DIV 8 (byte index in set). MOD 8 (bit index in byte). Load byte from set. * 4 (for fullword index) Test if bit set.
1031 1033 1034 1035	146	າ 388	Setti lambda : using oi d	ng a bit value in a set. := set_bit_value addr dsp.1 cc.1 sp.1(r.1),elmnt.1	r.1 elmnt.1
1037 1038 1039	147	389	lambda : using oi z	:= set_bit_value r.1 elmnt.1 cc.1 ero(r.1),elmnt.1	
1041 1042 1043 1044 1045 1046 1047 1048 1049 1050	148	390 391 392 393 394 395 395 395 397	lambda : using modif lr srl n ic sll o stc	:= set bit value addr dsp.1 cc.1,F.3,F.4 ies r.2 r.2,three r.3,reven(zero,pr base) r.4,dsp.1(r.2,r.1) r.4,bitmasks(r.3,pr base) r.4,dsp.1(r.2,r.1)	<pre>r.1 r.2 DIV 8 (byte index in set). MOD 8 (bit index in byte). Load byte from set. * 4 (for fullword index) Or in bit setting. Store updated byte.</pre>
1052 1053 1054 1055 1056 1057 1058 1059 1060 1061	149	398 399 400 401 402 403 404 405	lambda : using modif lr srl n ic sll o stc	:= set bit value r.1 r.2 cc.1,r.3,r.4 ies r.2 r.3,r.2 r.2,three r.3,seven(zero,pr_base) r.4,zero(r.2,r.1) <sup></sup> r.3,two r.4,bitmasks(r.3,pr_base) r.4,zero(r.2,r.1)	DIV 8 (byte index in set). MOD 8 (bit index in byte). Load byte from set. * 4 (for fullword index) Or in bit setting. Store updated byte.