

Past and Future Trends in Architecture and Hardware

David Patterson

pattrsn@eecs.berkeley.edu

SOSP History Day October 3, 2015



Outline

Part I - Past 50 years of Computer Architecture History:

• 1960s:

Computer Families / Microprogramming

- 1970s: CISC
- 1980s: RISC
- 1990s: VLIW
- 2000s: NUMA vs.
 Clusters

Part II – Future HW Technology

- End of Moore's Law
- Flash vs. Disks
- Fast DRAM
- Crosspoint NVRAM
- Open ISA & RISC-V
- Case for Open ISAs
- Tour of RISC-V ISA
- RISC-V Software Stack
- RISC-V Chips

IBM Compatibility Problem in early 1960s

By early 1960's, IBM had 4 incompatible lines of computers!

 $701 \rightarrow 7094$

650 → 7074

702 → 7080

1401 → 7010

Each system had its own

- Instruction set
- I/O system and Secondary Storage: magnetic tapes, drums and disks
- Assemblers, compilers, libraries,...
- Market niche: business, scientific, real time, ...

⇒ IBM System/360 - one ISA to rule them all



IBM 360: A Computer Family

Model 30...Model 70Storage8K - 64 KB256K - 512 KBDatapath8-bit64-bitCircuit Delay30 nsec/level5 nsec/levelRegistersMain StoreTransistor Registers

The IBM 360 is why bytes are 8-bits long today!


IBM 360 instruction set architecture (ISA) completely hid the underlying technological differences between various models.

Milestone: The first true ISA designed as portable hardwaresoftware interface!

With minor modifications it still survives today!



IBM System/360 Reference Card ("Green card")






Control versus Datapath

•Processor designs can be split between *datapath*, where numbers are stored and arithmetic operations computed, and *control*, which sequences operations on datapath

Biggest challenge for early computer designers was getting

control circuitry correct




- Maurice Wilkes invented the idea of microprogramming to design the control unit of a processor, 1958
 - Logic expensive compared to ROM or RAM
 - ROM cheaper than RAM
 - ROM much faster than RAM



Microprogramming in IBM 360

Model	M30	M40	M50	M65
Datapath width	8 bits	16 bits	32 bits	64 bits
Microcode size	4k x 50	4k x 52	2.75k x 85	2.75k x 87
Clock cycle time (ROM)	750 ns	625 ns	500 ns	200 ns
Main memory cycle time	1500 ns	2500 ns	2000 ns	750 ns
Annual rental fee (1964 \$)	\$48,000	\$54,000	\$115,000	\$270,000
Annual rental fee (2015 \$)	\$570,000	\$650,000	\$1,400,000	\$3,200,000





IC technology, Microcode, and CISC


- Logic, RAM, ROM all implemented using MOS transistors
- Semiconductor RAM ≈ same speed as ROM
- With Moore's Law, memory
- for control store could grow
- Allowed more complicated instruction sets (CISC)
- Minicomputer (TTL server)
 Example:
 - Digital Equipment VAX ISA in 1978





Microprocessor Evolution

- Rapid progress in 1970s, fueled by advances in MOS technology, imitated minicomputers and mainframe ISAs
- Intel i432
 - Most ambitious 1970s micro
 - started in 1975 released 1981
 - 32-bit capability-based object-oriented architecture
 - Instructions variable number of bits long
 - Heavily microcoded
 - Severe performance, complexity, and usability problems
- Intel 8086 (1978, 8MHz, 29,000 transistors)
 - "Stopgap" 16-bit processor, architected in 10 weeks
 - Extended accumulator architecture
 - Assembly-compatible with 8080
 - 20-bit addressing through segmented addressing scheme
- IBM PC uses Intel 8088 for 8-bit bus (and Motorola 68000 was late)
 - Estimated sales of 250,000; 100,000,000s sold








Analyzing Microcoded Machines 1980s

- John Cocke and group at IBM
 - Working on a simple pipelined processor, 801 minicomputer (ECL server), and advanced compilers inside IBM
 - Ported experimental PL.8 compiler to IBM 370, only used simple register-register and load/store instructions similar to 801
 - Code ran faster than other existing compilers that used all 370 instructions!
 - Up to 6 MIPS whereas 2 MIPS considered good before
- Emer and Clark at DEC
 - Found 20% of VAX instructions responsible for 60% of microcode, but only account for 0.2% of execution time!
- Patterson 1979 sabbatical at DEC
 - VAX microcode bugs ⇒ field repair,
 but field-repairable chips don't make sense






From CISC to RISC


- Use fast RAM to build fast instruction cache of uservisible instructions, not fixed hardware microroutines
 - Contents of fast instruction memory change to fit what application needs right now
- Simple ISA => hardwired pipelined implementation
 - Compiled code only used a few CISC instructions
 - Simpler encoding allowed pipelined implementations
- Further benefit with integration
 - In early '80s, could finally fit 32-bit datapath + small caches on a single chip
 - No chip crossings in common case allows faster operation

RISC-V

Berkeley RISC Chips

RISC-I (1982) Contains 44,420 transistors, fabbed in 5 μ m NMOS, with a die area of 77 mm², ran at 1 MHz.





RISC-II (1983) contains 40,760 transistors, was fabbed in 3 μm NMOS, ran at 3 MHz, and the size is 60 mm²

Stanford built some too...

IEEE MILESTONE IN ELECTRICAL ENGINEERING AND COMPUTING

First RISC (Reduced Instruction-Set Computing) Microprocessor 1980-1982

UC Berkeley students designed and built the first VLSI reduced instruction-set computer in 1981. The simplified instructions of RISC-I reduced the hardware for instruction decode and control, which enabled a flat 32-bit address space, a large set of registers, and pipelined execution. A good match to C programs and the Unix operating system, RISC-I influenced instruction sets widely used today, including those for game consoles, smartphones and tablets.

February 2015






CISC vs. RISC Today

- PC Era
- Hardware translates x86 instructions into internal RISC instructions
- Then use any RISC technique inside MPU
- > 350M / year !
- x86 ISA eventually dominates servers as well as desktops

- PostPC Era: Client/Cloud
- IP in SoC vs. MPU
- Value die area, energy as much as performance
- > 16B / year in 2014!
- 98% RISC Processors:
 12.0B ARM (Advanced RISC Machine)
 - 2.0B Tensilica1.5B ARC (Argonaut
 - RISC Core)
 - 0.8B MIPS



VLIW: Very Long Instruction Word



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
- Architecture requires guarantee of:
 - Parallelism within an instruction => no cross-operation RAW check
 - No data use before data ready => no data interlocks



VLIW Compiler Responsibilities

- Schedule operations to maximize parallel execution
- Guarantees intra-instruction parallelism
- Schedule to avoid data hazards (no interlocks)
 - Typically separates operations with explicit NOPs





Loop Unrolling

```
for (i=0; i<N; i++)

B[i] = A[i] + C;
```

Unroll inner loop to perform 4 iterations at once

```
for (i=0; i<N; i+=4)
{
    B[i] = A[i] + C;
    B[i+1] = A[i+1] + C;
    B[i+2] = A[i+2] + C;
    B[i+3] = A[i+3] + C;
}
```

Scheduling Loop Unrolled Code

Unroll 4 ways

Int1 Int 2 M1 M2 loop: fld f1, 0(x1) fld f2, 8(x1) loop: fld f1 fld f3, 16(x1) fld f2 fld f4, 24(x1) fld f3 add x1, 32 add x1 fld f4 fadd f5, f0, f1 fadd f6, f0, f2 Schedule fadd f7, f0, f3 fadd f8, f0, f4 fsd f5, 0(x2) fsd f5 fsd f6, 8(x2) fsd f6 fsd f7, 16(x2) fsd f7 fsd f8, 24(x2) add x2 bne fsd f8 add x2, 32 bne x1, x3, loop

How many FLOPS/cycle?

4 fadds / 11 cycles = 0.36

FP+

fadd f5

fadd f6

fadd f7

fadd f8

FPx



Intel Itanium, EPIC IA-64


- EPIC is the style of architecture
 - "Explicitly Parallel Instruction Computing"
 - A binary object-code-compatible VLIW
 - Developed jointly with HP
- IA-64 was Intel's chosen 64b ISA successor to 32b x86
 - IA-64 = Intel Architecture 64-bit
 - AMD wouldn't be able to make, unlike x86
- Intel Merced was first Itanium implementation
 - 1st customer shipment expected 1997 (actually 2001)
 - McKinley, 2nd implementation, 180 nm, shipped in 2002
 - Poulson, most recent, 8 cores, 32 nm, shipped in 2012





VLIW Issues and an "EPIC Failure"

- Unpredictable branches
- Variable memory latency (unpredictable cache misses)
- Code size explosion
- Compiler complexity: "The Itanium approach...was supposed to be so terrific—until it turned out that the wished-for compilers were basically impossible to write."
 - Donald Knuth, Stanford
- Columnist Ashlee Vance noted delays and under performance of Itanium "turned the product into a joke in the chip industry"





2000s: How Should We Build Scalable Multiprocessors?

- 1. Shared Memory with "Non Uniform Memory Access" time (NUMA) using loads and stores
 - Distributed directory remembers sharing for coherency and consistency
 - DASH/FLASH projects at Stanford (1992-2000)
- 2. Message passing Cluster with separate address space per processor using RPC (or MPI)
 - Collection of independent computers connected by LAN switches to provide a common service
 - Network of Workstations project at Berkeley (1993-1998)



SGI Origin 2000 NUMA vs. Sun Enterprise 10000 SMP

- A pure NUMA
- Scales up to 2048
 CPUs
- Scalable bandwidth is crucial to Origin
- Designed for scientific computation

- A pure UMA
- Up to 64 CPUs
- \$4.7M = 64 CPUs, 64 GB SDRAM memory, 868 18GB disk, 12X CD, 1yr service
- Designed for commercial processing



NUMA Advantages

- Ease of programming when communication patterns are complex or vary dynamically during execution
- Ability to develop apps using familiar SMP model
- Lower communication overhead, better use of BW for small items due to implicit communication
- HW-controlled caching to reduce remote communication by caching of all data



Cluster Drawbacks

- Cost of administering a cluster of N machines
 administering N independent machines
 vs. cost of administering a shared address space N processors multiprocessor ~ administering 1 big machine
- Clusters usually connected using I/O bus, whereas multiprocessors usually connected on memory bus
- Cluster of N machines has N independent memories and N copies of OS and code, but a shared address multi-processor allows 1 program to use almost all memory



Cluster Advantages

- Error isolation: separate address space limits contamination of error
- Repair: Easier to replace a machine without bringing down the system
- Scale: easier to expand the system
- Cost: Large scale machine has low volume => fewer machines to spread development costs vs. leverage high volume off-the-shelf switches and computers
- Inktomi first then Amazon, AOL, Google, Hotmail, WebTV, Yahoo ... relied on clusters of PCs to provide services used by millions of people every day

Review: Networking

- Clusters +: fault isolation and repair, scaling, cost
- Clusters -: maintenance, network interface performance, memory efficiency
- Google as cluster example:
 - scaling (6000 PCs, 1 petabyte storage)
 - fault isolation (2 failures per day yet available)
 - repair (replace failures weekly/repair offline)
 - Maintenance: 8 people for 6000 PCs
- · Cell phone as portable network device
 - # Handsets >> # PCs
 - Universal mobile interface?
- Is future services built on Google-like clusters delivered to gadgets like cell phone handset?

Outline

Part I - Past 50 years of Computer Architecture History:

• 1960s:

Computer Families / Microprogramming

- 1970s: CISC
- 1980s: RISC
- 1990s: VLIW
- 2000s: NUMA vs. Clusters

Part II – Future HW Technology

- End of Moore's Law
- Flash vs. Disks
- Fast DRAM
- Crosspoint NVRAM

Open ISA / RISC-V

- Case for Open ISAs
- Tour of RISC-V ISA
- RISC-V Software Stack
- RISC-V Chips




Moore's Law Slowing Down

- Stated 50 years ago by Gordon Moore
 - -Number of transistors on microchip double every 1-2 years -Today 2.5-3? years

A persevering prediction

Number of transistors in CPU* Log scale



Economist.com



CPU Performance Improvement

•Number of cores: +18-20%

•Per core performance: +10%

Aggregate improvement: +30-32%



Memory Price/Byte Evolution

■1990-2000: -54% per year


-2000-2010: **-**51% per year


-2010-2015: **-**32% per year

•(http://www.jcmit.com/memoryprice.htm)



High Bandwidth Memory







3D XPoint Technology

- Developed by Intel and Micron
 - Announced July 28, 2015!
- Exceptional characteristics:
 - Non-volatile memory
 - 1000x more resilient than SSDs
 - 8-10x density of DRAM
 - Performance in DRAM ballpark!
 - 2-3x slower reads, 4x-6x slower writes



Future Memory Hierarchy Deeper

- Storage hierarchy gets more and more complex:
 - L1 cache
 - L2 cache
 - L3 cache
 - Fast DRAM (on interposer with CPU)
 - 3D XPoint based storage
 - SSD
 - (HDD)
- Need to design software to take advantage of this hierarchy



Consensus on ISAs Today



- Not CISC: no new commercial CISC ISAs in 30+ years
- Not VLIW: Despite several attempts,
 VLIW has failed in general-purpose computing arena
 - Complex VLIW architectures close to in-order superscalar in complexity, no real advantage on large complex apps
 - Although some VLIWs successful in embedded DSP market (Simpler VLIWs, more constrained, friendlier code)
- RISC! Widespread agreement (still) that RISC principles are best for general purpose ISA



So...

If there is widespread agreement on ISA principles ...

Why isn't there a free, open, industrystandard ISA?





ISAs Should Be Free and Open

While ISAs may be proprietary for historical or business reasons, there is no good technical reason for the lack of free, open ISAs:

- It's not an error of omission
- Nor is it because the companies do most of the software development
- Neither do companies exclusively have the experience needed to design a competent ISA
- Nor are the most popular ISAs wonderful ISAs
- Neither can only companies verify ISA compatibility
- Nor does it protect you from patent lawsuits
- Finally, proprietary ISAs are not guaranteed to last, and many actually disappear



Why Open ISA Now?

- Switch from microprocessors of PC Era to IP in SoC of PostPC Era
- ⇒ Can offer designs (as ARM does) without offering chips (as Intel does)
- 2. Ending of Moore's Law
 - ⇒ Cost/performance/energy advance via architectural innovation vs. semiconductor process improvements
 - ⇒ Renaissance for domain specific coprocessor (e.g., image processor, DSP, GPU, ...)
 - ⇒ Want a minimal, open ISA to run standard software with domain specific coprocessors



RISC-V Origin Story

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, time to look at ISA for next set of projects
- x86 and ARM obvious choices, but complex ISAs and serious IP issues
- MIPS64 not enough opcodes left if try to extend
- So we started "3-month project" in summer 2010 to develop our own clean-slate ISA
- Four years later, we released frozen base user spec
 - Also many tape outs and research publications
- Why are Outsiders complaining about changes to RISC-V in Berkeley classes???



Modest RISC-V Goal

Become an industry-standard ISA for all computing devices





RISC-V Base Plus Standard Extensions

- Three base integer ISAs, one per address width
 - RV32I, RV64I, RV128I
 - Minimal: <50 hardware instructions needed
- Modular: Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - Q: Quad-precision floating-point
 - C: Compressed instruction encoding (16b and 32b)
- Reserved opcode space for SoC unique instructions
- All the above in fairly standard RISC encoding

RISC-V

RV32I

		ructions: RV32I, R
Category Name	Fmt	RV32I Base
Loads Load Byte	I	LB rd,rs1,imm
Load Halfword	I	LH rd,rs1,imm
Load Word	I	LW rd,rs1,imm
Load Byte Unsigned	I	LBU rd,rs1,imm
Load Half Unsigned	I	LHU rd,rs1,imm
Stores Store Byte	S	SB rs1,rs2,imm
Store Halfword	S	SH rs1,rs2,imm
Store Word	S	SW rs1,rs2,imm
Shifts Shift Left	R	SLL rd,rs1,rs2
Shift Left Immediate	I	SLLI rd,rs1,shamt
Shift Right	R	SRL rd,rs1,rs2
Shift Right Immediate	I	SRLI rd,rs1,shamt
Shift Right Arithmetic	R	SRA rd,rs1,rs2
Shift Right Arith Imm	I	SRAI rd,rs1,shamt
Arithmetic ADD	R	ADD rd,rs1,rs2
ADD Immediate	I	ADDI rd,rs1,imm
SUBtract	R	SUB rd,rs1,rs2
Load Upper Imm	U	LUI rd,imm
Add Upper Imm to PC	U	AUIPC rd,imm
Logical XOR	R	XOR rd,rs1,rs2
XOR Immediate	I	XORI rd,rs1,imm
OR	R	OR rd,rs1,rs2
OR Immediate	I	ORI rd,rs1,imm
AND	R	AND rd,rs1,rs2
AND Immediate	I	ANDI rd,rs1,imm
Compare Set <	R	SLT rd,rs1,rs2
Set < Immediate	I	SLTI rd,rs1,imm
Set < Unsigned	R	SLTU rd,rs1,rs2
Set < Imm Unsigned	I	SLTIU rd,rs1,imm
Branches Branch =	SB	BEQ rs1,rs2,imm
Branch ≠	SB	BNE rs1,rs2,imm
Branch <	SB	BLT rs1,rs2,imm
Branch ≥	SB	BGE rs1,rs2,imm
Branch < Unsigned	SB	BLTU rs1,rs2,imm
Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm
Jump & Link J&L	UJ	JAL rd,imm
Jump & Link Register	UJ	JALR rd,rs1,imm
Synch Synch thread	I	FENCE
Synch Instr & Data	Ī	FENCE.I
System System CALL	Ī	SCALL
System BREAK	Ī	SBREAK
Counters ReaD CYCLE	I	RDCYCLE rd
ReaD CYCLE upper Half	I	RDCYCLEH rd
ReaD CTCLE upper Hall	I	RDTIME rd
ReaD TIME upper Half	I	
ReaD TIME upper Hair	I	RDTIMEH rd RDINSTRET rd
ReaD INSTR upper Half	I	RDINSTRET rd RDINSTRETH rd

+ 12 for 14 + 8 for M 64I Privileged /128I + 11 for A

+ 30 for C

+ 34 for F, D, Q

+ 4 for 64M

/128M

+ 11 for

64A

/128A

+ 6 for

64F/

128F,

64D/

128D,

64Q/

128Q

32-bit Instruction Formats

	31 30	25 24 21	20	19 1	5 14 12	11	
R	funct7	rs	2	rs1	funct3	rd	opcode
Ι		m[11:0]		rs1	funct3	rd	opcode
s	imm[11:5]	rs	2	rs1	funct3	imm[4:0]	opcode
SB	imm[12] imm[10	:5] rs	2	rs1	funct3	imm[4:1] imm[11]	opcode
U		imm[3	1:12]			rd	opcode
UJ	imm[20] im	m[10:1]	imm[11]	imm[19:12]	rd	opcode



RV32I / RV64I / RV128I + C, M, A, F, D,& Q RISC-V "Green Card"

Base Integer Instructions: RV32I, R	V64I, and RV128I	RV Privileged	Instructions		Optional Multiply-Divide	Instruction Extension: RVM
Category Name Fmt RV32I Base	+RV{64,128}	Category Name	RV mnemonic	Category Name Fm	nt RV32M (Multiply-Divide)	+RV{64,128}
Loads Load Byte I LB rd,rs1,imm		CSR Access Atomic R/W	CSRRW rd,csr,rs1	Multiply MULtiply R	MUL rd,rs1,rs2	MUL{W D} rd,rs1,rs2
Load Halfword I LH rd,rs1,imm			CSRRS rd,csr,rs1	MULtiply upper Half R		
Load Word I LW rd,rs1,imm	L{D Q} rd,rs1,imm	Atomic Read & Clear Bit		MULtiply Half Sign/Uns R		
Load Byte Unsigned I LBU rd,rs1,imm	_(-(-)2),		CSRRWI rd,csr,imm	MULtiply upper Half Uns R		
Load Half Unsigned I LHU rd,rs1,imm	L{W D}U rd,rs1,imm	Atomic Read & Set Bit Imm	, ,	Divide DIVide R	DIV rd,rs1,rs2	DIV{W D} rd,rs1,rs2
	IN D TO, ISI, INUM	11				DIV{W D} 10,151,152
		Atomic Read & Clear Bit Imm				proversing and and
Store Halfword S SH rs1,rs2,imm		Change Level Env. Call		Remainder REMainder R		REM{W D} rd,rs1,rs2
Store Word S SW rs1,rs2,imm	S{D Q} rs1,rs2,imm	Environment Breakpoint		REMainder Unsigned R		REMU{W D} rd,rs1,rs2
Shifts Shift Left R SLL rd,rs1,rs2	SLL{W D} rd,rs1,rs2	Environment Return	ERET		nal Atomic Instruction Extension	
Shift Left Immediate I SLLI rd,rs1,shamt	SLLI{W D} rd,rs1,shamt	Trap Redirect to Superviso	MRTS	Category Name Fm	nt RV32A (Atomic)	+RV{64,128}
Shift Right R SRL rd,rs1,rs2	SRL{W D} rd,rs1,rs2	Redirect Trap to Hypervisor	MRTH	Load Load Reserved R	LR.W rd,rs1	LR.{D Q} rd,rs1
Shift Right Immediate I SRLI rd,rs1,shamt	SRLI{W D} rd,rs1,shamt	Hypervisor Trap to Supervisor	HRTS	Store Store Conditional R	SC.W rd,rs1,rs2	SC.{D Q} rd,rs1,rs2
Shift Right Arithmetic R SRA rd,rs1,rs2	SRA{W D} rd,rs1,rs2	Interrupt Wait for Interrupt	WFI	Swap SWAP R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.{D Q} rd,rs1,rs2
Shift Right Arith Imm I SRAI rd,rs1,shamt	SRAI(W D) rd,rs1,shamt	MMU Supervisor FENCE	SFENCE.VM rs1	Add ADD R	AMOADD.W rd,rs1,rs2	AMOADD.{D Q} rd,rs1,rs2
Arithmetic ADD R ADD rd,rs1,rs2	ADD(W D) rd,rs1,rs2			Logical XOR R		AMOXOR.{D Q} rd,rs1,rs2
ADD Immediate I ADDI rd,rs1,imm	ADDI{W D} rd,rs1,imm			AND R		AMOAND.{D Q} rd,rs1,rs2
SUBtract R SUB rd,rs1,rs2	SUB(W D) rd.rs1.rs2			OR R		AMOOR.(D O) rd.rs1.rs2
11 11		4 (40 bit) 7	- F-4			
Load Upper Imm U LUI rd,imm		sed (16-bit) Instruction		Min/Max MINimum R		AMOMIN.{D Q} rd,rs1,rs2
Add Upper Imm to PC U AUIPC rd,imm	Category Name Fmt	RVC	RVI equivalent	MAXimum R	AMOMAX.W rd,rs1,rs2	AMOMAX.{D Q} rd,rs1,rs2
Logical XOR R XOR rd,rs1,rs2	Loads Load Word CL	C.LW rd',rs1',imm	LW rd',rs1',imm*4	MINimum Unsigned R		AMOMINU.{D Q} rd,rs1,rs2
XOR Immediate I XORI rd,rs1,imm	Load Word SP CI	C.LWSP rd,imm	LW rd,sp,imm*4	MAXimum Unsigned R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.{D Q} rd,rs1,rs2
OR R OR rd,rs1,rs2	Load Double CL	C.LD rd',rs1',imm	LD rd',rs1',imm*8	Three Optional Float	ting-Point Instruction Extensio	ns: RVF, RVD, & RVO
OR Immediate I ORI rd,rs1,imm	Load Double SP CI	C.LDSP rd,imm	LD rd,sp,imm*8		nt RV32{F\D\O} (HP/SP.DP.OP F\ Pt)	+RV{64.128}
AND R AND rd,rs1,rs2	Load Quad CL	C.LQ rd',rs1',imm	LQ rd',rs1',imm*16	Move Move from Integer R		FMV.{D Q}.X rd,rs1
AND Immediate I ANDI rd,rs1,imm		C.LQSP rd,imm	LQ rd,sp,imm*16	Move to Integer R		FMV.X.{D Q}.X rd,rs1
		C.SW rs1',rs2',imm		Convert Convert from Int R		FCVT. $\{H S D Q\}$. $\{L T\}$ rd,rs1
		, ,	SW rs1',rs2',imm*4			
Set < Immediate I SLTI rd,rs1,imm		C.SWSP rs2,imm	SW rs2,sp,imm*4	Convert from Int Unsigned R		FCVT.{H S D Q}.{L T}U rd,rs1
Set < Unsigned R SLTU rd,rs1,rs2	Store Double CS	C.SD rs1',rs2',imm	SD rs1',rs2',imm*8	Convert to Int R		FCVT.{L T}.{H S D Q} rd,rs1
Set < Imm Unsigned I SLTIU rd,rs1,imm	-1	C.SDSP rs2,imm	SD rs2,sp,imm*8	Convert to Int Unsigned R	FCVT.WU.{H S D Q} rd,rs1	FCVT.{L T}U.{H S D Q} rd,rs1
Branches Branch = SB BEQ rs1,rs2,imm	Store Quad CS	C.SQ rs1',rs2',imm	SQ rs1',rs2',imm*16	Load Load I	FL{W,D,Q} rd,rs1,imm	
Branch ≠ SB BNE rs1,rs2,imm	Store Quad SP CSS	C.SQSP rs2,imm	SQ rs2,sp,imm*16	Store Store S	FS{W,D,Q} rs1,rs2,imm	
Branch < SB BLT rs1,rs2,imm	Arithmetic ADD CR	C.ADD rd,rs1	ADD rd,rd,rs1	Arithmetic ADD R	FADD.{S D Q} rd,rs1,rs2	
Branch ≥ SB BGE rs1,rs2,imm	ADD Word CR	C.ADDW rd,rs1	ADDW rd,rd,imm	SUBtract R	FSUB.{S D Q} rd,rs1,rs2	
Branch < Unsigned SB BLTU rs1,rs2,imm	ADD Immediate CI	C.ADDI rd,imm	ADDI rd,rd,imm	MULtiply R		
Branch ≥ Unsigned SB BGEU rs1,rs2,imm	ADD Word Imm CI	C.ADDIW rd,imm	ADDIW rd,rd,imm	DIVide R	FDIV.{S D Q} rd,rs1,rs2	
Jump & Link J&L UJ JAL rd, imm	ADD SP Imm * 16 CI	C.ADDI16SP x0,imm	ADDI sp,sp,imm*16	SQuare RooT R		
Jump & Link Register UJ JALR rd,rs1,imm	ADD SP Imm * 4 CIW		- ' - '	Mul-Add Multiply-ADD R	FMADD.{S D Q} rd,rs1,rs2,rs3	-
	-1	-	ADDI rd',sp,imm*4			
			ADDI rd,x0,imm	Multiply-SUBtract R	FMSUB.{S D Q} rd,rs1,rs2,rs3	
Synch Instr & Data I FENCE.I	Load Upper Imm CI	C.LUI rd,imm	LUI rd,imm	Negative Multiply-SUBtract R		
System System CALL I SCALL	MoVe CR	C.MV rd,rs1	ADD rd,rs1,x0	Negative Multiply-ADD R	FNMADD.{S D Q} rd,rs1,rs2,rs3	
System BREAK I SBREAK	SUB CR	C.SUB rd,rs1	SUB rd,rd,rs1	Sign Inject SiGN source R	FSGNJ.{S D Q} rd,rs1,rs2	
Counters ReaD CYCLE I RDCYCLE rd	Shifts Shift Left Imm CI	C.SLLI rd,imm	SLLI rd,rd,imm	Negative SiGN source R	FSGNJN.{S D Q} rd,rs1,rs2	
ReaD CYCLE upper Half I RDCYCLEH rd	Branches Branch=0 CB	C.BEQZ rs1',imm	BEQ rs1',x0,imm	Xor SiGN source R		
ReaD TIME I RDTIME rd		C.BNEZ rs1',imm	BNE rs1',x0,imm	Min/Max MINimum R		
ReaD TIME upper Half I RDTIMEH rd	Jump Jump CJ	C.J imm	JAL x0,imm	MAXimum R	FMAX.{S D Q} rd,rs1,rs2	
ReaD INSTR RETired I RDINSTRET rd	Jump Register CR	C.JR rd,rs1	JALR x0,rs1,0	Compare Compare Float = R	FEQ.{S D Q} rd,rs1,rs2	
ReaD INSTR upper Half I RDINSTRETH rd	Jump & Link J&L CJ	C.JAL imm	JAL ra,imm	Compare Float < R	FLT.{S D Q} rd,rs1,rs2	
	Jump & Link Register CR	C.JALR rs1	JALR ra,rs1,0	Compare Float ≤ R	FLE.{S D Q} rd,rs1,rs2	
		C.EBREAK	EBREAK	Categorization Classify Type R		
32-bit Instruction Formats		16-bit (RVC) Instruc		Configuration Read Status R	FRCSR rd	1
	11 8 7 6 0 CR	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	Read Rounding Mode R	FRRM rd	
		funct4 rd/rs1	rs2 op	Read Flags R		
Idilett 152 151 Idilett	- operate	funct3 imm rd/rs1	imm op			
mm[11.0] ISI Idiceo	rd opcode CSS	funct3 imm	rs2 op	Swap Status Reg R		
mini[11.0] 152 151 Iuniceo	imm[4:0] opcode CIW	funct3 imm	rd' op	Swap Rounding Mode R	FSRM rd,rs1	
	imm[4:1] imm[11] opcode CL	funct3 imm rs1'	imm rd' op	Swap Flags R	FSFLAGS rd,rs1	
U imm[31:12]	rd opcode CS	funct3 imm rs1'	imm rs2' op	Swap Rounding Mode Imm I		
UJ imm[20] imm[10:1] imm[11] imm[19:12]	rd opcode CB	funct3 offset rs1' funct3 jump ta	offset op	Swap Flags Imm I	FSFLAGSI rd,imm	12
	СЛ	funct3 jump ta	rget op			43



RISC-V Ecosystem



www.riscv.org

Documentation

- User-Level ISA Spec v2.0 (Released 5/6/14)
- Privileged ISA Spec v1.7 (Released 5/9/15)
- Compressed Instr. v1.7 (Released 5/29/15)

Software Tools

- GCC/glibc/GDB
- LLVM/Clang
- Linux
- Yocto
- Verification Suite

Hardware Tools

- Zynq FPGA Infrastructure
- Chisel
- Interfaces to ARM buses
- Debugger interface (underway)

Hardware Implementations

- Rocket Chip Generator
 - RV64G single-issue in-order pipe
- Zscale Chip Generator
- Zscale core also in Verilog
- Sodor Processor Collection

Software Implementations

- ANGEL, JavaScript ISA Sim.
- Spike, In-house ISA Sim.
- QEMU ISA Sim.

44




RISC-V as Customizable Computer using FPGAs

- \$250 Zed FPGA board ⇒ working computer with full SW stack to customize as desired in ≈1 hour
 © 50 – 100 MHz
- ≈1 minute on real hardware processor ⇒
 ≈1 hour of FPGA vs ≈1 month on SW simulator
- 32 node FPGA cluster for ≈\$10,000



Four 28nm & Six 45nm RISC-V Chips taped out so far





Cost for 100 2x2mm 28 nm dies?

4 saves

RATE [5]

SAVED

designlines SoC

Blog

Agile Design for Hardware, Part II

David Patterson and Borivoje Nikolić, UC Berkeley

7/30/2015 07:00 AM EDT

12 comments post a comment



In the second of a three-part series, two Berkeley professors suggest its time to apply Agile design techniques to hardware.

We asked readers of Part I to guess the cost of a prototype run of 28 nm chips, as Agile development relies on a sequence of interim prototypes versus the One Big Tapeout of the traditional Waterfall process. Here are the results:

Prototype Category	Reader Average	Reader St. Dev.	Actual
Smallest die	2.3 x 2.3 mm	1.1 x 1.1 mm	1.57 x 1.57 mm
Fewest dies	190	280	80 to 100
Avg. cost / untested die	\$690	\$470	\$300 to \$375
Total cost	\$170,000	\$250,000	\$30,000

\$30,000! Any project can afford to build hardware!

See "Is Agile Development Feasible for Hardware? Part II," by David Patterson and Borivoje Nikolić, *EE Times*, 8/1/2015



RISC-V Beyond Berkeley

- Adopted as "standard ISA" for India
 - -IIT-Madras building 6 different open-source cores, from microcontrollers to servers (\$80M)
- LowRISC project based in Cambridge, UK producing open-source RISC-V based SoCs
 - Led by a founder of Raspberry Pi, privately funded
 - Adding capability-based security
 - Make and distribute ≈200,000 LowRISC SoCs
- U. Maryland research: Privacy preserving processor*

*Liu, Chang, Austin Harris, Martin Maas, Michael Hicks, Mohit Tiwari, and Elaine Shi. "GhostRider: A hardware-software system for memory trace oblivious computation." In *Proc. Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*. 2015. Best paper award.



RISC-V Big Ideas: An ISA for SoCs

- Base of <50 RISC instrs run can full SW stack
 - Just need to get simple ISA working
- Optional standard extensions to include or omit
 - Save area/energy by using only what needed
- Reserved opcodes to tailor SoC to apps
 - Secret sauce per SoC yet run SW stack
- Free ISA: \$0, 0 paperwork, anyone can use
 - vs. if lucky, 6+ months negotiation + royalty
- Foundation will evolve RISC-V slowly for technical reasons determined by votes
 - vs. fast for business & technical reasons



Learning More about RISC-V

- Sign up for mailing lists/twitter at riscv.org to get announcements
- 1st RISC-V workshop was January 14-15 in Monterey
 - -Slides & videos: riscv.org/workshop-jan2015.html
 - -Sold out: 144 (33 companies & 14 universities)
- 2nd RISC-V workshop was June 29-30 at UC Berkeley
 - -Slides & videos: riscv.org/workshop-jun2015.html
 - -Sold out: 120 (30 companies & 20 universities)
- 3rd RISC-V workshop Jan 5-6 at Oracle Redwood City
 - -Free to academics & RISC-V sponsors; \$149 others
 - -Will likely sell out too, so sign up soon
 - -Sign up <u>www.regonline.com/riscvworkshop3</u>

Outline

Part I - Past 50 years of Computer Architecture History:

• 1960s:

Computer Families / Microprogramming

• 1970s: CISC

• 1980s: RISC

• 1990s: VLIW

2000s: NUMA vs.
 Clusters

Part II – Future HW Technology

- End of Moore's Law
- Flash vs. Disks
- Fast DRAM
- Crosspoint NVRAM
 Open ISA & RISC-V
- Case for Open ISAs
- Tour of RISC-V ISA
- RISC-V Software Stack
- RISC-V Chips





BACKUP SLIDES



RISC-V ISA vs. ARMv8 ISA

Category	RISC-V	ARMv8	ARM/RISC
Year announced	2011	2011	
Address sizes	32 / 64 / 128	32 / 64	
Instruction formats	6 / 12 [†]	53	4X-8X
Data addressing modes	1	8	8X
Instructions	177 [†]	1,070	6X
Min number instructions to run Linux, gcc, LLVM	57	359	6X
Backend gcc compiler size	10K LOC	47K LOC	5X
Backend LLVM compiler size	10K LOC	22K LOC	2X
ISA manual size	181 pages	5,428 pages	30X

MIPS manual 700 pages 80x86 manual 3,600 pages

[†]With optional Compressed RISC-V ISA extension




And it's still growing! ARM v8.1


- "The ARM architecture, in line with other processor architectures, is evolving with time. ARMv8.1 is the first set of changes ..."*
- Add a set of atomic read-write instructions
- Add a set of load & store instruction limited to configurable address regions
- More SIMD and scalar Multiply-Add instructions
 - "Signed Saturating Rounding Doubling Multiply Accumulate/Subtract, Returning High Half"
- Add a new protection mode
- Add a dirty bit for virtual address translation
- Expand Virtual Machine ID register


. . .



RISC-V Privileged Architecture







- Application communicates with Application Execution Environment (AEE) via Application Binary Interface (ABI)
 - -ABI: user ISA + calls to AEE
- OS communicates via Supervisor Execution Environment (SEE) via System Binary Interface (SBI)
 - -SBI: user ISA + privileged ISA + calls to SEE
- Hypervisor communicates via Hypervisor Binary Interface (HBI) to Hypervisor Execution Environment (HEE)
- All levels of ISA designed to support virtualization



RISC-V Foundation

Mission statement

"to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices."

- Established 7/31/2015 as a 501(c)(6) foundation
- Rick O'Connor is Executive Director
- Currently recruiting "founding" member companies
 - 7 signed up so far; to be revealed at workshop




SSDs vs. HDDs

- SSDs will soon become cheaper than HDDs
- Transition from HDDs to SSDs will accelerate
 -Already most instances in Amazon Web Service have SSDs
- Going forward we can assume SSD-only clusters

"Tape is dead, Disk is tape, Flash is disk." Jim Gray, 2007



Evolution of Proprietary ISAs by company for business & technical reasons





2 new x86 instructions per month for 38 years


2 new ARM instructions per month for 28 years



RISC-V Hardware Abstraction Layer







- HW requires more features beyond system ISA to support execution environments
- Separate features for HW platform from EE in HAL
 - -Execution environments communicate with HW platforms via Hardware Abstraction Layer (HAL)
 - -Details of execution environment and hardware platforms isolated from OS/Hypervisor ports



Four Supervisor Architectures

- Mbare
 - Bare metal, no translation or protection
- Mbb
 - Base and bounds protection
- Sv32
 - Demand-paged 32-bit VA space
- Sv39
 - -Demand-paged 39-bit VA space
- Sv48
 - Demand-paged 48-bit VA space
- Page sizes: 4 KB, 2 MB, 1 GB
- Designed to support current popular operating systems
- Draft spec released May 7, 2015 for feedback





"Iron Law" of Processor Performance

```
<u>Time</u> = <u>Instructions</u> <u>Clock cycles</u> <u>Time</u>
Program * Instruction * Clock cycle
```

- Instructions per program depends on source code, compiler technology, and ISA
- Clock cycles per instructions (CPI) depends on ISA and underlying microarchitecture
- Time per clock cycle depends upon the microarchitecture and base technology
- RISC executes more instructions per program, but many fewer clock cycles per instruction (CPI) ⇒ RISC faster than CISC



- Patents last 20 years,
 ISAs since 1950s
 ⇒ patent ISA quirks
- MIPS sued Lexra ISA clone for load/store word left/right (unaligned data)
 - US patent 4,814,976 (expired 2006)
- ≈35 RISC ISAs ≤1995
- 100 expired RISC patents
 ≈25 expire in 2016 ...
- 100% coverage RISC-V?
 - Genealogy poster?

Research / Commercial RISC ISA
IBM 801
Berkeley RISC-I, RISC-II
Stanford MIPS
Pyramid Technology 90X
Berkeley SOAR ("RISC-III")
ARMv1, MIPS I, Alliant FX(vector), Convex C1(vector)
Sun SPARC v7, HP PA-RISC, IBM RT-PC
Berkeley SPUR (SMP) ("RISC-IV")
AMD 29000, Intel i960, Motorola 88000
Intel i860 (SIMD), National CompactRISC
DLX, IBM POWER, Sun SPARC v8, MIPS II
MIPS III (64b address), Hitachi SH-1
IBM PowerPC, ARMv6, DEC Alpha (64b), SH-2
IBM POWER2, Sun SPARC v9 (64b), SH-3
ARM Thumb (16b instr), HP PA-RISC (SIMD)
MIPS16e (16b instr)



2015	1981	1984	1984	1987	1988	1990	1990	1992	1992	1992	1994
2015		1984	1984	1987	1988	1990	1990	1992	1992	1992	1994
RISC V	RISC I	SOAR	Intel i960	ARMv2	SPUR	DLX	SPARCv8	DEC Alpha	MIPS III	IBM PowerPC	MIPS IV
KISC V	RISC II	JOAK	iiitei 1900	AKIVIVZ	Jr UK	DLA	J. ARCVO	DLC Alpha	INIT 3 III	IDM FOWEIFC	WIT'S IV
UI	LDHI					LHI	STHI		LUI		LUI
NUIPC				ADD ²							
AL		CALL	BAL	BL	JUMP/CALL	JAL	JMPL), tc	BL	JAL
ALR		CALL	BAL	BL	JUMP_REGISTER	JALR	JMPL			BLR	JALR
BEQ	JMPR	SKIP+CALL	BE	BEQ	CMP_BRANCH_LIKELY	BEQ	BICC	BEQ		BEQ	BEQ
INE	JMPR	SKIP+CALL	BNE	BNE	CMP_BRANCH_LIKELY	BNE	BICC	BNE		BNE	BNE
	JMPR JMPR	SKIP+CALL SKIP+CALL	BL BGE	BLT BGE	CMP_BRANCH_LIKELY CMP_BRANCH_LIKELY		BICC BICC	BLT BGE		BLT BGE	
BLTU	JMPR JMPR	SKIP+CALL SKIP+CALL	BGE	BGE			BICC	BGE		BLT	
GEU	JMPR	SKIP+CALL SKIP+CALL			CMP_BRANCH_LIKELY CMP_BRANCH_LIKELY					BGE	
B.	LDBS	JKII T CALL	LDIB	LDRB	CWI _BKAIYCTI_EIKEET	LB	LDSB				I B
H	LDS	LOADC	LDIS	LUNU		LH	LDSH	LDL			LH
w	LDL	LOAD	LD	LDRB	LOAD_32	LW	LD	LDQ			LW
BU	LDBU		LDOB			LBU	LDUB		LBU		LBU
HU	LDSU		LDOS			LHU	LDUH			LHA	LHU
В	STB		STIB	STRB		SB	STB		SB	STB	SB
H W	STS		STIS			SH	STH	STL	SH	STH	SH
	STL	STORE	ST	STR	STORE_32	SW	ST	STQ		STW	SW
DDI	ADD ¹	ADD		ADD	ADD	ADDI	ADD	ADD		ADDI	ADDI
.TI						SLTI			SLTI		SLTI
.TIU									SLTIU		SLTIU
ORI	XOR	XOR		EOR	XOR	XORI	XOR	XOR		XORI	XORI
RI	OR	OR		OR	OR	ORI	OR	BIS		ORI	ORI
NDI	AND	AND		AND	AND	ANDI	AND	AND		ANDI	ANDI
STI TI	SLL	SLA		LSL	SLL	SLLI	SLL			SLW	
KLI .	SRL	SRL	1	LSR	SRL	SRLI	SRL	1		SRW	1
RAI	SRA	SRA	ADDI	ASR	SRA	SRAI	SRA	ADD		SRAWI	400
DD UB	ADD SUB/SUBR	ADD SUB	ADDI SUBI	ADD SUB	ADD SUBTRACT	ADD SUB	ADD SUB	ADD SUB		ADDI SUB	ADD SUB
T	STF SOR/SORK	SLA	SHLI	LSL	SLL	SLL	SLL	STF			SUB
<u></u> LT	SLL	SLA	SHLI	LSL	SLL	SLT	SLL	SLL	SLT	SLW	SLT
						SLI			SLTU		SLTU
LTU Or	XOR	XOR	XOR	EOR	XOR	XOR	XOR	XOR		XORI	XOR
RL	SRL	SRL	SHRO	LSR	SRL	SRL	SRL	SRL		SRW	SRL
RA .	SRA	SRA	SHRI	ASR	SRA	SRA	SRA	SRA			SRA
DR .	OR	OR	OR	ORR	OR	OR	OR	BIS		ORI	ORI
ND	AND	AND	AND	AND	AND	AND	AND	AND		ANDI	AND
ENCE								MB		SYNC	SYNC
ENCE.I								CALL_PAL IMB		ISYNC	
CALL		TRAP	CALLS		CALL_KERNEL	TRAP	TRAP			SC	SYSCALL
BREAK			RET		RETURN_KERNEL	RFE	RETT			RFI	
DCYCLE							RDASR	RPCC			
DCYCLEH											
DTIME							RDASR				
DTIMEH											
DINSTRET							RDASR				
DINSTRETH			+		+		RDASK				
	+								,		,
IUL			MULI	MUL		MULT	SMUL	MUL	MULT ^S	MULLW	MULT ⁵
IULH			MULI	MUL		MULT		MUL		MULLW MULHW	MULT ^S
IULH IULHSU			MULI	MUL		MULT	SMUL SMUL		MULT	MULHW	MULT
ULH ULHSU ULHU				MUL			SMUL SMUL UMUL	MUL	MULTU	MULHWU	MULTU
ULH ULHSU ULHU IV			DIVI	MUL		DIV	SMUL SMUL UMUL SDIV		MULTU DIV	MULHWU DIVW	MULTU DIV
ULH ULHSU ULHU IV			DIVI DIVO	MUL			SMUL SMUL UMUL		MULTU DIV	MULHWU	MULTU
ULH ULHSU ULHU IV IVU EMU			DIVI	MUL		DIV	SMUL SMUL UMUL SDIV UDIV	UMULH	MULTU DIV DIVU	MULHWU DIVW DIVWU	MULTU DIV DIVU
ULH ULHSU ULHU IV IVU EMU R.W			DIVI DIVO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV
ULH ULHSU ULHU IV IVU EMU Z.W C.W			DIVI DIVO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH	MULTU DIV LL	MULHWU DIVW DIVWU	MULTU DIV DIVU
ULH ULHSU ULHU IV IVU EMU R.W C.W MOSWAP.W			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH ULHSU ULHU IV IV EMU EMU EW MOSWAP,W MOADD,W MOXOR,W			DIVI DIVO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH ULHSU ULHU IV IV EMU EMU EW MOSWAP,W MOADD,W MOXOR,W			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH ULHSU ULHSU ULHU IV IV IV EMU EMU MOSWAP.W MOSWAP.W MOAND.W MOAND.W MOAND.W			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH UUHU IV IV IVI EMU R.W C.W MOSWAP.W MOADD.W MOXOR.W MOAND.W MOORN MOORN MOORN MOORN MOORN MOORN MOOMIN MOORN MOOMIN			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH ULHSU ULHSU ULHU IV IVIU EMU E.W U.S.W MOSWAP.W MOXOR.W MOADD.W MOORD.W MOORD.W MOORD.W MOORD.W			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
ULH ULHSU ULHU IV IV IV EMU EMU EW MOSWAP.W MOSAVAP.W MOADD.W MOAND.W MOOR.W MOOR.W MOMIN.W MOMIN.W			DIVI DIVO REMO	MUL		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB	UMULH LDL_L	MULTU DIV LL	MULHWU DIVWU LWARX	MULTU DIV DIVU
JULH JULHSU JULHSU JULHSU V V JU JULHSU JULH			DIVI DIVO REMO			DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC	MULHWU DIVW DIVW LWARX STWCX	MULT MULTU DIV DIVU LL SC
JULH JULHU V VU JULHU WU JULHU			DIVI DIVO REMO	LDF	LOAD_SINGLE	DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC	MULHWU DIVW DIVW LWARX STWCX	MULTU DIV DIVU LL SC
JULH JULHSU JULH			DIVI DIVO REMO		LOAD_SINGLE STORE_SINGLE	DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC LWC1 SWC1	MULHWU DIVW DIVW LWARX STWCX LES STFS	MULTU DIV DIVU LL SC LWC1 SWC1
JULH JULHSU JULHSU JULHSU V V U IMUWW MOSWAP.W MOSONAP.W MOXOR.W MOXOR.W MOXOR.W MOMIN.W MOMIN.W MOMIN.W MOMIN.W MOMMAX.W W W W W W W W W W W W W W W W W W W			DIVI DIVO REMO	LDF		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC LWC1 SWC1	MULHWU DIVW DIVWU LLWARX STWCX LFS STFS FMADDS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S
ULH ULHSU ULHU V V VIU EMU EMU EMU MOSWAP.W MOSDAW.W MOADD.W MOAND.W MOAND.W MOOR.W MOOR.W MOMINU.W MOMINU.W W MOMINU.W W MOMAXU.W W W W MAADD.S SSUB.S			DIVI DIVO REMO	LDF		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC LWC1 SWC1	MULHWU DIVW DIVWU LWARX STWCX LFS STFS FMADDS FMSUSS	MULTU DIV DIVU LL SC C LWC1 SWC1 MADD.S MSUB.S
ULH ULHSU ULHSU ULHSU ULHSU V V U MU LW E.W C.W C.W MOSWAP.W MOSDD.W MOXOR.W MOXOR.W MOMNLW MOMIN.W MOMIN.W W W W W W W W W W W W W W W W W W W			DIVI DIVO REMO	LDF		DIV	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP	UMULH LDL_L STL_C	MULTU DIV DIVU LL SC LWC1 SWC1	MULHWU DIVW DIVW DIVWU LWARX STWCX LES STFS FMADDS FMSUBS FMINUSS	MULTI MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MSUB.S INMSUB.S
JULH JULHU JULHU V VU JULHU JU			DIVI DIVO REMO ATADD	LDF	STORE_SINGLE	DIV DIVU	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDFT B SWAP	LDS STS	MULTU DIV DIVU LL SC LWC1 SWC1	MULHW MULHWU DIVW DIVW LWARX STWCX LFS STFS FMADOS FMSUBS FMMSUBS FMMSUBS FMMSUBS FMMSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MSUB.S NMSUB.S NMADD.S
ULH ULHSU ULHSU ULHSU ULHSU V V V W MU MU LW C.W C.W MOSWAP.W MOSDOR.W MOADD.W MOADD.W MOMIN.W MOMIN.W MOMIN.W MOMIN.W W MADD.S MSUB.S MSUB.S MADD.S MDD.S			DIVI DIVO REMO	LDF STF	STORE_SINGLE FADD	DIV DIVU	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDF STF	LDL_L STL_C LDS STS ADDS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S	MULHWU DIVW DIVW DIVWU LWARX STWCX LWARX STFS FMADOS FMSUBS FMMSUBS FMMSUBS FFMMSUBS FFMMSUBS FFMADOS FFMDSS	MULTI MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MMSUB.S NMADD.S NMADD.S
ULH ULHSU ULHSU ULHSU ULHSU IVIV IVIU EMU EMU EW MOSWAP.W MOSWAP.W MOOADD.W MOOADD.S MOOADD.S MOOMAX.W W W MOMAXU.W W W MOMAXU.W W W MOMADD.S MSUB.S MIMADD.S MIMADD.S MIMADD.S MIMADD.S MIMADD.S			DIVI DIVO REMO ATADD ADDR	LDF STF ADF SUF	STORE_SINGLE FADD FSUB	DIV DIVU	SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDF STF FADDs FSUBS	LDL_L STL_C LDS STS ADDS SUBS	MULTU DIV DIVU LLL SC LWC1 SWC1 ADD.S SUB.S	MULHW MULHWU DIVW DIVW DIVWU LWARX STWCX STFS FMADDS FMSUBS FANDSUS FANDOS FADDS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MM3DB.S NMSUB.S NMMADD.S ADD.S SUB.S SUB.S
ULH ULHSU ULHSU ULHSU ULHSU VIV WEMU EMU E.W C.W MOSWAP,W MOSWAP,W MOSWAP,W MOMAND.W MOMONAW MOMONAW MOMONAW MOMIN.W MOMIN.W MOMIN.W W W W W W W W W W W W W W W W W W W			DIVI DIVO REMO ATADD ATADD ADDR	LDF STF SUF MUF	FADD FSUB FMUL	DIV DIVU LF SF ADDF SUBF MULTF	SMUL SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDSTUB LTSTUB SWAP LDF GTF FADDS FSUBS FSUBS FMULS	LDL_L STL_C LDS STS ADDS SUBS MULS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S SUB.S MULS	MULHWU DIVW DIVW DIVWU LWARX STWCX LES STFS FMADDS FMADDS FMASUBS FNMSUBS FNMSUBS FNMSUBS FSUBS FSUBS FSUBS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S NMSUB.S NMSUB.S NMADD.S ADD.S SSB.S MUL.S MUL.S
UULH UULHSU UULHSU UULHU IV IVI IVI EMU EMU C.W MOSWAP.W MOSWAP.W MOXOR.W MOADD.W MOADD.W MOADD.W MOADD.W MOADD.S W MODAD.S SW MODAD			DIVI DIVO REMO ATADD ATADD ADDR MULR DIVR	LDF STF SUF MUF DVF	STORE_SINGLE FADD FSUB	DIV DIVU	SMUL SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDF STF FADDs FSUBS FMULS FDIVS	LDL_L STL_C LDS STS ADDS SUBS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S SUB.S MUL.S DIV.S	MULHW MULHWU DIVW DIVW DIVWU LWARX STWCX STFS FMADDS FMSUBS FANDSUS FANDOS FADDS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MSUB.S NMADD.S MSUB.S NMADD.S ADD.S SUB.S MMULS DIV.S
JULH JULHSU JULH			DIVI DIVO REMO ATADD ATADD ADDR MULR DIVR SQRTR	LDF STF SUF MUF	FADD FSUB FMUL	DIV DIVU LF SF ADDF SUBF MULTF	SMUL SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDSTUB LTSTUB SWAP LDF GTF FADDS FSUBS FSUBS FMULS	LDS STS ADDS SUBS MULS DIVS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S SUB.S MULS	MULHWU DIVW DIVW DIVWU LWARX STWCX LES STFS FMADDS FMADDS FMANDS FNMSUBS FNMSUBS FNMSUBS FNMSUBS FSUBS FSUBS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S NMSUB.S NMSUB.S NMADD.S ADD.S SSUB.S MUL.S
IULH IULHSU IULHSU IULHSU IULHSU IIV IIV IIV IIV EMU EMU C.W MOSWAP.W MOSWAP.W MOOADD.W MOOADD.S SW MADD.S SW MADD.S SW			DIVI DIVO REMO ATADD ATADD ADDR MULR DIVR SQRTR CPYSRE®	LDF STF SUF MUF DVF	FADD FSUB FMUL FDIV	DIV DIVU LF SF ADDF SUBF MULTF	SMUL SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDF STF FADDs FSUBS FMULS FDIVS	LDL_L STL_C LDS STS ADDS SUBS MULS DIVS CPYS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S SUB.S MUL.S DIV.S	MULHWU DIVW DIVW DIVWU LWARX STWCX LES STFS FMADDS FMADDS FMANDS FNMSUBS FNMSUBS FNMSUBS FNMSUBS FSUBS FSUBS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MSUB.S NMADD.S MSUB.S NMADD.S SUB.S MMULS SUB.S MULS SUB.S MULS SUB.S
MUL MULH WILH WILH WILH WILH WILH WILH WILH WI			DIVI DIVO REMO ATADD ATADD ADDR MULR DIVR SQRTR	LDF STF SUF MUF DVF	FADD FSUB FMUL	DIV DIVU LF SF ADDF SUBF MULTF	SMUL SMUL SMUL UMUL SDIV UDIV LDSTUB LDSTUB SWAP LDF STF FADDs FSUBS FMULS FDIVS	LDS STS ADDS SUBS MULS DIVS	MULTU DIV DIVU LL SC LWC1 SWC1 ADD.S SUB.S MUL.S DIV.S	MULHWU DIVW DIVW DIVWU LWARX STWCX LES STFS FMADDS FMADDS FMANDS FNMSUBS FNMSUBS FNMSUBS FNMSUBS FSUBS FSUBS FSUBS	MULTU DIV DIVU LL SC LWC1 SWC1 MADD.S MSUB.S NMADD.S SUB.S NMADD.S SUB.S MULS DIV.S SUB.S MULS SUB.S